
powers down the reference and reference buffer after
completing a conversion. The reference and reference
buffer require a minimum of 12ms (CREFADJ = 0.1F,
CREF = 10F) to power up and settle from shutdown.
The state of R/C during the second falling edge of CS
selects which power-down mode the MAX1157/
MAX1159/MAX1175 enters upon conversion comple-
tion. Holding R/C low causes the MAX1157/MAX1159/
MAX1175 to enter standby mode. The reference and
buffer are left on after the conversion completes. R/C
high causes the MAX1157/MAX1159/MAX1175 to enter
shutdown mode and power down the reference and
buffer after conversion (see Figures 5 and 6). Set the
voltage at REF high during the second falling edge of
CS to realize the lowest current operation.
Standby Mode
While in standby mode, the supply current is less than
3.7mA (typ). The next falling edge of CS with R/C low
causes the MAX1157/MAX1159/MAX1175 to exit stand-
by mode and begin acquisition. The reference and ref-
erence buffer remain active to allow quick turn-on time.
MAX1157/MAX1159/MAX1175
14-Bit, 135ksps, Single-Supply ADCs with
Bipolar Analog Input Range
_______________________________________________________________________________________
9
Figure 4. Equivalent Input Circuit
MAX1157
R2
R3
161
3.4k
TRACK
HOLD
S1, S2 = T/H SWITCH
S3 = POWER-DOWN
(MAX1159/MAX1175
ONLY)
S1
CHOLD
30pF
S2
AIN
MAX1159/MAX1175
R2
R3
161
3.4k
S3
POWER-
DOWN
TRACK
HOLD
REF
R2 = 7.85k
(MAX1159)
OR 3.92k
(MAX1157/MAX1175)
R3 = 5.45k
(MAX1159)
OR 17.79k
(MAX1157/MAX1175)
S1
CHOLD
30pF
S2
AIN
T/H OUT
Figure 5. Selecting Standby Mode
CS
R/C
EOC
REF AND
BUFFER
POWER
ACQUISITION
CONVERSION
DATA
OUT